

# スピントロニクス素子と集積回路応用

**大野英男**

**東北大学 電気通信研究所**

東北大学 省エネルギー・スピントロニクス集積化システムセンター

東北大学 スピントロニクス学術連携研究教育センター

東北大学 国際集積エレクトロニクス研究開発センター

東北大学 原子分子材料科学高等研究機構

Tetsuo Endoh, Takahiro Hanyu, Shunsuke Fukami, Shoji Ikeda, Hideo Sato,  
Shun Kanai, Fumihiro Matsukura and the CSIS team

Work supported in part by the FIRST Program from JSPS, ImPACT from JST,  
and by the R & D for Next-Generation Information Technology of MEXT

<http://www.csis.tohoku.ac.jp/>



---


# Current Working Memories

**DRAM: dense,  $6F^2$**

**SRAM: fast,  $200F^2$**

**Volatile**

# Toward Nonvolatile CMOS VLSI



# Nonvolatile memory that is


- scalable
- fast
- *virtually infinite endurance*
- back-end-of-line compatible
- low resistance

# Two versus Three terminal: operation window





## Two-terminal

### (Magnetic Tunnel Junction)



**6-8 F<sup>2</sup>**

## Three-terminal



**12 F<sup>2</sup>**

### ◆ Three-terminal: Different READ and WRITE current path

- High-speed operation, Simple and small-area peripheral circuits  
    ← Wide waveform tolerance owing to the large operation window
- Long lifetime ← Much less stress on tunnel barrier
- Low error rate ← No read disturbance, overdrive possible

- TDDB : Time-dependent dielectric breakdown
- EM : Electromigration

---

## 2 terminal device

# Magnetic Tunnel Junction (Spin-transfer torque)

# $I_{c0}$ and $\Delta = E/k_B T$



*perpendicular*

$$E = K_{eff} V$$


$$I_{C0} = \frac{2\alpha\gamma e}{\mu_B g} (K_{eff} V)$$


$$\propto \alpha E$$

$$K_{eff} = K_{eff}$$



# Perpendicular MgO-CoFeB MTJ





# STT-MRAM




PUBLIC RELEASE: 16-MAY-2016

New technology reduces 30 percent chip area of STT-MRAM while increasing memory bit yield by 70 percent


TOHOKU UNIVERSITY

H. Koike et al. IMW2016



Everspin starts sampling 256Mb ST-MRAM chips, plans 1Gb  
chips by the end of 2016

Apr 15, 2016 EverSpin MRAM production STT-MRAM



## Everspin to show world's fastest SSD

Non-volatile RAM -- NVRAM for short -- is the Next Big Thing in digital storage. Everspin has announced that the industry's first Perpendicular Magnetic Tunnel Junction chip is now shipping. The company will demo the world's fastest SSD using it next week.


NEWS

## IBM and Samsung achieve breakthrough on flash killer for wearables, mobile devices



Computerworld | Jul 12, 2016 1:18 PM PT

Qualcomm, GlobalFoundries, TSMC, TDK Headway, Toshiba, Hynix, Avalanche, ...  
TEL, AMAT, CANON-ANELVA, ...  
Tohoku University, IMEC

# Switching current versus switching speed




# Background Write



# Ternary CAM Cell

T. Hanyu Group




Area, Activity and Standby → Low Power

---

**3 terminal device**

**Spin-Orbit Switching  
for SOT-MRAM**


# Spin-Orbit Torque (SOT) switching




1. In-plane current → Spin accumulation (through SOI)
2. Accumulated spin → Torque (=Spin Orbit Torque; SOT)
3. Torque → Magnetization switching

# Experiment


- Type X



- Type Y  
(≈STT switching)





**SOT switching in Type X  
(and Type Z) is promising  
for GHz-class operation.**



# (Co/Ni)/(Pt/Mn) SOT Device


$t_{\text{PtMn}} = 8 \text{ nm (biased)}$   
 $H = 0$




- Change in  $R_H$  varies gradually with  $I_{MAX}$ .  
= Magnetization state can be controlled in an analogue manner by the  $I_{CH}$ .  
... Function of synapse → Neuromorphic computing (AI)

## Analogue spin-orbit torque device for artificial-neural-network-based associative memory operation


William A. Borders<sup>1</sup>, Hisanao Akima<sup>1\*</sup>, Shunsuke Fukami<sup>1,2,3,4\*</sup>, Satoshi Moriya<sup>1</sup>, Shouta Kurihara<sup>1</sup>, Yoshihiko Horio<sup>1</sup>, Shigeo Sato<sup>1</sup>, and Hideo Ohno<sup>1,2,3,4,5</sup>



**Memorized patterns**



**Input patterns (example)**



**Result for 100 trials**


Synaptic weight	Mean direction cosine
Ideal	0.905
Before learning	0.601
After learning	0.852

- Recovery of direction cosine confirmed.
- Difference from ideal value is due to variation of dynamic range


# Non-volatile CMOS VLSIs with spintronics



600MHz  
**MTJ/CMOS Latch**  
(**Fastest** nonvolatile latch)  
(IEDM 2011)




**Nonvolatile TCAM**  
(**Most compact** TCAM cell, 4T-2MTJ)  
(VLSI 2011)



**1Mb Array Three Terminal DW Cell**  
(**High endurance**)  
(VLSI 2012)




**First Auto Design Tool** for Spintronics CMOS (2011)




**Nonvolatile FPGA** with TSV  
(**First 3D** Spintronics CMOS Processor)  
(VLSI 2012)



**Nonvolatile GPU** (**Largest Scale** Spintronics Random Logic 500kgate/chip)  
(ISSCC 2013)




1.5nsec / 1Mbit  
**Embedded MRAM**  
(**Fastest** nonvolatile 1Mbit memory)  
(VLSI 2013)



**Nonvolatile microcomputer**  
(**First** nonvolatile microcomputer)  
(ISSCC 2014)

# On 300 mm wafers

---




# Development framework for spintronics devices



Tohoku University



Center for Spintronics Integrated  
Systems (CSIS)  
**(Director : Hideo Ohno)**



Center for Innovative  
Integrated Electronic Systems  
(CIES)  
**(Director : Tetsuo Endoh)**



Development of key technologies for  
spintronics materials and devices  
using 3in process tools

Development of spintronics materials, devices  
and integration technologies  
using 300 mm-wafer process tools

# Paradigm Shift by Spintronics

